Tutorial > Status Monitoring

Resetting the Instrument | Programming AC Output
Programming DC Output | Triggering Output Changes | Output-on Phase Control
Measurement | Status Monitoring | Error Checking

Status Monitoring

The PCR-M has two mandatory SCPI standard registers --- STATus:OPERation and STATus:QUEStionable, in addition to the IEEE488.2 standard registers.

Register Basis

All SCPI registers have standard event/filter architecture, employing CONDition, EVENt, ENABle, and optionally PTRansition and NTRansition. The CONDition and EVENt are read-only registers working as status indicators, and the ENABle, PTRansition and NTRansition are read-write registers working as event and summary filters.

STATus:OPERation

The STATus:OPERation register records events or signals that occur during normal operation.

For example, to check if the PCR-M is being regulated in CV state, check the CV bit (bit 8) on the STATus:OPERation register.

:STATus:OPERation?   'Check if the CV bit is set or not.

STATus:QUEStionable

The STATus:QUEStionable register records events or signals that indicate abnormal operation.

For example, to check if the PCR-M is generating an OV (Over Voltage) protection or alarm, check the OV bit (bit 0) on the STATus:QUEStionable register.

 

:STATus:QUEStionable?   'Check if the OV bit is set or not.

The PON (Power ON) bit

The PON bit (bit 7) in the Standard Event Status Register is set whenever the PCR-M is turned on. The most common use for the PON is to generate an SRQ at power-on keeping track of unexpected loss of power or power line failure. To do this, follow the steps shown below.

 

1.      Set *PSC (Power-on Status Clear) to 0 (or OFF) to enable the back-up of the Standard Event Enable Register and the Service Request Enable Register settings (*PSC 0).

2.      Set the PON bit (bit 7) of the Standard Event Enable Register to permit the transmission of a power-on event to the upper layer (*ESE 128).

3.      Set the ESB bit (bit 5) of the Status Byte Enable Register to permit the generation of an SRQ caused by a Standard Event (*SRE 32).

 

*PSC 0;*ESE 128;*SRE 32